EE 310 Hardware Description Languages
Introduction to Hardware Description Languages; Digital design, Verilog Language Elements, Structural, Dataflow, Behavioral, Hierarchical Design, Finite State Machine with Verilog, Parametrized Modules, Testbenches, Sequential Design, Numbers, Delay, Loops, Simulation vs. Synthesis, Discrete Event Simulation, FPGA, Look-Up-Tables (LUTs), Registers, Multiplexers, I/O, Synchronous vs. Asynchronous, BRAM, FIFO, DSP, Clock, Pipelining, Latency, Throughput, Design Examples, Systolic Arrays, AXI Bus, FPGA Design Process, Advanced Verilog, Verilog Classes, Model Optimizations, System Verilog Interfaces, Standard Cell and ASICs, Modern Hardware Programming with Chisel HDL, Collections, Encapsulation, Verification and UVM, Design Space Exploration
Needs first CS 303
Alongside EE 310L
Opens up EE 426
Lecture — EE 310
| Section | When | Where | Instructor | CRN | |
|---|---|---|---|---|---|
| 0 | Wed 14:40–15:30 Thu 12:40–14:30 |
FENS L065 | Özcan Öztürk | 20274 | syllabus |
Lab — EE 310L
| Section | When | Where | Instructor | CRN | |
|---|---|---|---|---|---|
| 0 | Tue 16:40–19:30 | FENS L065 | Özcan Öztürk | 20275 | syllabus |
EE 310 — Sabancı Üniversitesi Spring 2026-2027 ders programı: section'lar, saatler, derslikler, CRN'ler ve syllabus bağlantıları.